

Product Overview

The NSI1050 is an isolated CAN transceiver which is fully compatible with the ISO11898-2 standard. The NSI1050 integrated two channel digital isolators and a high reliability CAN transceiver. The digital isolator is silicon oxide isolation based on Novosense capacity isolation technology. The high integrated solution can help to simplify system design and improve reliability. The NSI1050 device is safety certified by UL1577 support 5kV_{rms} insulation withstand voltages, while providing high electromagnetic immunity and low emissions. The data rate of the NSI1050 is up to 1Mbps. The NSI1050 provides thermal protection and transmit data dominant time out function.

Key Features

- Fully compatible with the ISO11898-2 standard
- Up to 5000Vrms Insulation voltage
- Power supply voltage
VDD1: 2.5V to 5.5V
VDD2: 4.5V to 5.5V
- Bus fault protection of -40V to +40V
- Transmit data (TXD) dominant time out function
- Over current and over temperature protection
- Data rate: up to 1Mbps
- High CMTI: 100kV/μs
- Low loop delay: <200ns
- High system level EMC performance:
Enhanced system level ESD, EFT, Surge immunity
- Operation temperature: -40°C ~125°C
- RoHS-compliant packages:
-SOW16: Wide body (SOP16 300mil)
-DUB8

Safety Regulatory Approvals

- UL recognition:

- SOP16(300mil) 5000V_{rms} for 1 minute per UL1577

- DUB8: 3000V_{rms} for 1 minute per UL1577

- CQC certification per GB4943.1
- CSA component notice 5A
- DIN EN IEC 60747-17 (VDE 0884-17)

Applications

- Industrial automation system
- Isolated CAN Bus
- Telecom

Device Information

Part Number	Package	Body Size
NSI1050-DDBR	DUB8	9.30mm × 6.40mm
NSI1050-DSWR	SOP16(300mil)	10.30mm × 7.50mm

Functional Block Diagrams




Figure 1. NSI1050 Block Diagram

INDEX

1. PIN CONFIGURATION AND FUNCTIONS	3
2. ABSOLUTE MAXIMUM RATINGS	4
3. ESD RATINGS	5
4. RECOMMENDED OPERATING CONDITIONS.....	5
5. THERMAL INFORMATION	5
6. SPECIFICATIONS	6
6.1. ELECTRICAL CHARACTERISTICS	6
6.2. SWITCHING ELECTRICAL CHARACTERISTICS.....	8
6.3. PARAMETER MEASUREMENT INFORMATION	9
7. HIGH VOLTAGE FEATURE DESCRIPTION	13
7.1. INSULATION AND SAFETY RELATED SPECIFICATIONS.....	13
7.2. INSULATION CHARACTERISTICS	13
7.3. SAFETY-LIMITING VALUES	15
7.4. REGULATORY INFORMATION	16
8. FUNCTION DESCRIPTION	17
8.1. DEVICE FUNCTIONAL MODES.....	17
8.2. TXD DOMINANT TIME-OUT FUNCTION.....	17
8.3. CURRENT PROTECTION	17
8.4. OVER TEMPERATURE PROTECTION	17
9. APPLICATION NOTE.....	18
9.1. TYPICAL APPLICATION.....	18
9.2. PCB LAYOUT.....	18
10. PACKAGE INFORMATION.....	19
11. ORDER INFORMATION.....	22
12. DOCUMENTATION SUPPORT	22
13. TAPE AND REEL INFORMATION	23
14. REVISION HISTORY.....	26

1. Pin Configuration and Functions




Figure 1.1 NSI1050-DSWR Package

Table 1.1 NSI1050-DSWR Pin Configuration and Description

NSI1050- DSWR PIN NO.	SYMBOL	FUNCTION
1	VDD ₁	Power Supply for Side 1
2	GND ₁	Ground 1, the ground reference for Isolator Side 1
3	RXD	CAN receive data output (LOW for dominant and HIGH for recessive bus states)
4	NC	No Connection
5	NC	No Connection
6	TXD	CAN transmit data input (LOW for dominant and HIGH for recessive bus states)
7	NC	No Connection
8	GND ₁	Ground 1, the ground reference for Isolator Side 1
9	GND ₂	Ground 2, the ground reference for Isolator Bus Side
10	GND ₂	Ground 2, the ground reference for Isolator Bus Side
11	NC	No Connection
12	CANL	Low-level CAN bus line
13	CANH	High-level CAN bus line
14	NC	No Connection
15	GND ₂	Ground 2, the ground reference for Isolator Bus Side
16	VDD ₂	Power supply for Bus Side




Figure 1.2 NSI1050-DDBR Package

Table 1.2 NSI1050-DDBR Pin Configuration and Description

NSI1050-DDBR PIN NO.	SYMBOL	FUNCTION
1	VDD ₁	Power Supply for Side 1
2	RXD	CAN receive data output (LOW for dominant and HIGH for recessive bus states)
3	TXD	CAN transmit data input (LOW for dominant and HIGH for recessive bus states)
4	GND ₁	Ground 1, the ground reference for Isolator Side 1
5	GND ₂	Ground 2, the ground reference for Isolator Bus Side
6	CANL	Low-level CAN bus line
7	CANH	High-level CAN bus line
8	VDD ₂	Power supply for Bus Side

2. Absolute Maximum Ratings

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power Supply Voltage	VDD ₁ , VDD ₂	-0.5		6.5	V	
Maximum Input Voltage	V _{TXD}	-0.4		VDD ₁ +0.4	V	
Maximum BUS Pin Voltage	V _{CANH} , V _{CANL}	-40		+40	V	
Output current	I _o	-15		15	mA	
Operating Temperature	T _{opr}	-40		125	°C	
Storage Temperature	T _{stg}	-40		150	°C	

3. ESD Ratings

	Ratings	Value	Unit
Electrostatic discharge	Human body model (HBM), per AEC-Q100-002-RevD All pins	±6000	V
	Charged device model (CDM), per AEC-Q100-011-RevB All pins	±2000	V

4. Recommended Operating Conditions

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply voltage, controller side	V _{CC1}	2.5		5.5	V	
Supply voltage, bus side	V _{CC2}	4.5	5	5.5	V	
Voltage at bus pins (separately or common mode)	V _I or V _{IC}	-12		12	V	
High-level input voltage	V _{IH}	2		5.5	V	TXD pin
Low-level input voltage	V _{IL}	0		0.8	V	TXD pin
High-level output current	I _{OH}	-70			mA	CANH or CANL pin
		-4			mA	RXD pin
Low-level output current	I _{OL}			70	mA	CANH or CANL pin
				4	mA	RXD pin
Ambient Temperature	T _A	-40		125	°C	
Junction temperature	T _J	-40		150	°C	

5. Thermal Information

Parameters	Symbol	DUB8	SOW16	Unit
Junction-to-ambient thermal resistance	θ _{JA}	73.3	76.0	°C/W
Junction-to-case(top) thermal resistance	θ _{JC (top)}	63.2	41	
Junction-to-board thermal resistance	θ _{JB}	43.0	47.7	

6. Specifications

6.1. Electrical Characteristics

($V_{DD_1}=2.5V\sim5.5V$, $V_{DD_2}=4.5V\sim5.5V$, $T_A=-40^\circ C$ to $125^\circ C$. Unless otherwise noted, Typical values are at $V_{DD_1} = 5V$, $V_{DD_2} = 5V$, $T_A = 25^\circ C$)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply Voltage	V_{DD_1}	2.5		5.5	V	
	V_{DD_2}	4.5	5	5.5	V	
Logic side supply current	IDD_1		1.97	3.00	mA	$V_{DD_1}=3.3V$, $V_{TXD}=0V$
			0.97	1.50	mA	$V_{DD_1}=3.3V$, $V_{TXD}=V_{DD_1}$
			2.02	3.00	mA	$V_{DD_1}=5V$, $V_{TXD}=0V$
			1.02	1.50	mA	$V_{DD_1}=5V$, $V_{TXD}=V_{DD_1}$
Bus side supply current	IDD_2		46	70	mA	$V_{TXD}=0V$, $R_{Load}=60\Omega$
			4.45	10	mA	$V_{TXD}=V_{DD_1}$
Thermal-Shutdown Threshold	T_{TS}	155	165	180	°C	
Common Mode Transient Immunity	CMTI	±80	±100		kV/μs	See Figure 6.12
Logic Side						
High level input voltage	V_{IH}	2			V	TXD pin
Low level input voltage	V_{IL}			0.8	V	TXD pin
High level input current	I_{IH}			10	μA	TXD pin
Low level input current	I_{IL}	-10			μA	TXD pin
Output Voltage High	V_{OH}	$V_{DD_1}-0.4$			V	$I_{OH} = -4mA$, RXD pin
Output Voltage Low	V_{OL}			0.4	V	$I_{OL} = 4mA$, RXD pin
Input Capacitance	C_{IN}		2		pF	TXD pin
Driver						
CANH output voltage (Dominant)	$V_{OH(D)}$	2.8	3.44	4	V	$V_{TXD}=0V$, $R_{Load}=60\Omega$, see Figure 6.1
CANL output voltage (Dominant)	$V_{OL(D)}$	0.8	1.33	2	V	$V_{TXD}=0V$, $R_{Load}=60\Omega$, see Figure 6.1
CAN bus output voltage (Recessive)	$V_{O(R)}$	2	2.5	3	V	$V_{TXD}=V_{DD_1}$, $R_{Load}=60\Omega$
Differential output voltage (Dominant)	$V_{OD(D)}$	1.5		3	V	$V_{TXD}=0V$, $R_{Load}=60\Omega$, see Figure 6.1
		1		3	V	$V_{TXD}=0V$, $R_{Load}=45\Omega$, see Figure 6.1

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Differential output voltage (Recessive)	$V_{OD(R)}$	-0.12		0.012	V	$V_{TXD}=VDD_1$, $R_{Load} = 60\Omega$, see Figure 6.1
		-0.5		0.05	V	$V_{TXD}=VDD_1$, NO Load, see Figure 6.1
Common-mode output voltage	V_{OC}	2	2.5	3	V	See Figure 6.7
Peak-to-peak Common-mode output voltage	$V_{OC(PP)}$		250		mV	See Figure 6.7
Short- circuit output current	I_{OS}	-105	-44.1		mA	$V_{CANH}=-12V$, CANL open, see Figure 6.10
			0.28	1	mA	$V_{CANH}=12V$, CANL open, see Figure 6.10
		-1	-0.44		mA	$V_{CANL}=-12V$, CANH open, see Figure 6.10
			42.5	105	mA	$V_{CANL}=12V$, CANH open, see Figure 6.10
Receiver						
Positive-going bus input threshold voltage	V_{IT+}		750	900	mV	
Negative-going bus input threshold voltage	V_{IT-}	500	650		mV	
Hysteresis voltage	V_{HYS}		100		mV	
Input capacitance to ground	C_I		13		pF	CANH or CANL
Differential input capacitance	C_{ID}		5		pF	
Differential input resistance	R_{ID}	30		80	kΩ	
Input resistance	R_{IN}	15	30	40	kΩ	
Input resistance matching	R_{Imatch}	-3		+3	%	CANH=CANL
Common-mode voltage range	V_{COM}	-12		+12	V	

6.2. Switching Electrical Characteristics

(VDD₁=2.5V~5.5V, VDD₂=4.5V~5.5V, T_A=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD₁ = 5V, VDD₂ = 5V, T_A = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Loop delay1	T _{loop1}	100	165	210	ns	Driver input to receiver output, Recessive to Dominant, see Figure 6.8
Loop delay2	T _{loop2}	80	125	170	ns	Driver input to receiver output, Dominant to Recessive, see Figure 6.8
Driver						
Propagation delay time, dominant -to- recessive output	t _{PLH}		53	140	ns	See Figure 6.4
Propagation delay time, recessive -to- dominant output	t _{PHL}		78	110	ns	See Figure 6.4
Differential output signal rise time	t _r		42		ns	See Figure 6.4
Differential output signal fall time	t _f		32		ns	See Figure 6.4
Bus dominant time-out time	t _{TXD.DTO}	300	468	700	μs	See Figure 6.9
Receiver						
Propagation delay time, low-to-high-level output	t _{PLH}	65	80	150	ns	See Figure 6.6
Propagation delay time, high-to-low-level output	t _{PHL}	80	100	150	ns	See Figure 6.6
RXD signal rise time	t _r		3		ns	See Figure 6.6
RXD signal fall time	t _f		3		ns	See Figure 6.6
Fail-Safe output delay time from bus-side power loss	t _{fs}		4.2		μs	See Figure 6.11

6.3. Parameter Measurement Information




Figure 6.1. Driver Voltage, Current and Test Definitions




Figure 6.2. Bus Logic State Voltage Definitions





Figure 6.3. Driver VOD With Common-Mode Loading Test Circuit



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 125 kHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_0 = 50 \Omega$.
- B. C_L includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 6.4. Driver Test Circuit and Voltage Waveform





Figure 6.5. Receiver Voltage and Current Definitions



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 125 kHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_0 = 50 \Omega$.
- B. C_L includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 6.6. Receiver Test Circuit and Voltage Waveform






Figure 6.7. Peak-to-Peak Output Voltage Test Circuit and Waveform

Figure 6.8. t_{loop} Test Circuit and Voltage Waveform

A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 125 kHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_O = 50 \Omega$.

B. C_L includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 6.9. Dominant Time-out Test Circuit and Voltage Waveform




Figure 6.10. Driver Short-Circuit Current Test Circuit and Waveform




Figure 6.11. Fail-Safe Delay Time Test Circuit and Voltage Waveform




Figure 6.12. Common-Mode Transient Immunity Test Circuit




Figure 6.13. Electromagnetic Emissions Measurement Setup

7. High Voltage Feature Description

7.1. Insulation and Safety Related Specifications

Description	Symbol	Value		Unit	Comments
		DUB8	SOP16(300mil)		
Minimum External Clearance	CLR	6.5	8	mm	IEC 60664-1:2007
Minimum External Creepage	CPG	6.5	8	mm	IEC 60664-1:2007
Distance Through Insulation	DTI	20		μm	
Tracking Resistance (Comparative Tracking Index)	CTI	>600	>600	V	DIN EN 60112 (VDE 0303-11); IEC 60112
Material Group		I	I		IEC 60664-1

Description	Test Condition	Value	
		DUB8	SOP16(300mil)
Overvoltage Category per IEC60664-1	For Rated Mains Voltage $\leq 150\text{Vrms}$	I to IV	I to IV
	For Rated Mains Voltage $\leq 300\text{Vrms}$	I to III	I to IV
	For Rated Mains Voltage $\leq 600\text{Vrms}$	/	I to IV
	For Rated Mains Voltage $\leq 1000\text{Vrms}$	/	I to III
Climatic Classification		40/125/21	40/125/21
Pollution Degree per DIN VDE 0110		2	2

7.2. Insulation Characteristics

Description	Test Condition	Symbol	Value	Unit
			DUB8	SOW16
Maximum Working Isolation Voltage	AC voltage	V_{IOWM}	400	1500
	DC voltage		565	2121
Maximum Repetitive Isolation Voltage		V_{IORM}	565	2121
Apparent Charge	Method a, after Input/output safety test subgroup 2/3, $V_{ini}=V_{IOTM}$, $t_{ini} = 60\text{s}$, $V_{pd(m)}=1.2*V_{IORM}$, $t_m=10\text{s}$.	Q_{pd}	/	≤ 5 pC
	Method a, after environmental tests subgroup 1, $V_{ini}=V_{IOTM}$, $t_{ini}=60\text{s}$, $V_{pd(m)}=1.6*V_{IORM}$, $t_m=10\text{s}$			
	Method b, routine test (100% production) and preconditioning (type test);			

Description		Test Condition	Symbol	Value	Unit
		$V_{ini}=1.2*V_{IOTM}$, $t_{ini}=1s$ $V_{pd(m)}=1.875*V_{IORM}$, $t_m=1s$ (method b1) or $V_{pd(m)}=V_{ini}$, $t_m=t_{ini}$ (method b2)			
Apparent Charge		Method a, after Input/output safety test subgroup 2/3, $V_{ini}=V_{IOTM}$, $t_{ini} = 60 s$, $V_{pd(m)}=1.2*V_{IORM}$, $t_m=10s$.	q_{pd}	≤ 5	/ pC
		Method a, after environmental tests subgroup 1, $V_{ini}=V_{IOTM}$, $t_{ini}=60s$, $V_{pd(m)}=1.3*V_{IORM}$, $t_m=10s$			
		Method b, routine test (100% production) and preconditioning (type test); $V_{ini}=1.2*V_{IOTM}$, $t_{ini}=1s$ $V_{pd(m)}=1.5*V_{IORM}$, $t_m=1s$ (method b1) or $V_{pd(m)}=V_{ini}$, $t_m=t_{ini}$ (method b2)			
Maximum Transient Isolation Voltage		$t = 60 \text{ sec}$	V_{IOTM}	4240	$8000 \text{ V}_{\text{PEAK}}$
Maximum impulse voltage		Tested in air, $1.2/50\mu\text{s}$ waveform per IEC62368-1	V_{IMP}	5384	$6250 \text{ V}_{\text{PEAK}}$
Maximum Surge Isolation Voltage		Test method per IEC62368-1, $1.2/50\mu\text{s}$ waveform, $V_{IOSM} \geq V_{IMP} \times 1.3$	V_{IOSM}	7000	$10000 \text{ V}_{\text{PEAK}}$
Isolation Resistance		$V_{IO} = 500\text{V}$, $T_A=25^\circ\text{C}$	R_{IO}	$>10^{12}$	Ω
		$V_{IO} = 500 \text{ V}$, $100^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		$>10^{11}$	Ω
		$V_{IO} = 500 \text{ V}$, $T_A = T_s$		$>10^9$	Ω
Isolation Capacitance		$f = 1\text{MHz}$	C_{IO}	1.2	pF
Insulation Specification per UL1577					
Withstand Isolation Voltage		$V_{TEST} = V_{ISO}$, $t = 60 \text{ s}$ (qualification), $V_{TEST} = 1.2 \times V_{ISO}$, $t = 1 \text{ sec}$, 100% production test	V_{ISO}	3000	$5000 \text{ V}_{\text{RMS}}$

- 1) This coupler is suitable for "safe electrical insulation" only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

7.3. Safety-Limiting Values

Basic isolation safety-limiting values as outlined in VDE-0884-17 of NSI1050-DDBR

Description	Test Condition	Value	Unit
Safety Supply Power	$R_{\theta JA} = 73.3 \text{ }^{\circ}\text{C}/\text{W}$, $T_J = 150 \text{ }^{\circ}\text{C}$, $T_A = 25 \text{ }^{\circ}\text{C}$	1705	mW
Safety Supply Current	$R_{\theta JA} = 73.3 \text{ }^{\circ}\text{C}/\text{W}$, $V_I = 5\text{V}$, $T_J = 150 \text{ }^{\circ}\text{C}$, $T_A = 25 \text{ }^{\circ}\text{C}$	341	mA
Safety Temperature ²⁾		150	$^{\circ}\text{C}$

- 1) Calculate with the junction-to-air thermal resistance, $R_{\theta JA}$, of DUB8 package ([Thermal Information Table](#)) which is that of a device installed on a low effective thermal conductivity test board (1s) according to JESD51-3.
- 2) The maximum safety temperature has the same value as the maximum junction temperature (T_J) specified for the device.




Figure 7.1 NSI1050-DDBR Thermal derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN IEC 60747-17 (VDE 0884-17)

Reinforced isolation safety-limiting values as outlined in VDE-0884-17 of NSI1050-DSWR

Description	Test Condition	Value	Unit
Safety Supply Power	$R_{\theta JA} = 76 \text{ }^{\circ}\text{C}/\text{W}$, $T_J = 150 \text{ }^{\circ}\text{C}$, $T_A = 25 \text{ }^{\circ}\text{C}$	1645	mW
Safety Supply Current	$R_{\theta JA} = 76 \text{ }^{\circ}\text{C}/\text{W}$, $V_I = 5\text{V}$, $T_J = 150 \text{ }^{\circ}\text{C}$, $T_A = 25 \text{ }^{\circ}\text{C}$	329	mA
Safety Temperature ²⁾		150	$^{\circ}\text{C}$

- 1) Calculate with the junction-to-air thermal resistance, $R_{\theta JA}$, of SOP16(300mil) package ([Thermal Information Table](#)) which is that of a device installed on a low effective thermal conductivity test board (1s) according to JESD51-3.
- 2) The maximum safety temperature has the same value as the maximum junction temperature (T_J) specified for the device.




Figure 7.2 NSI1050-DSWR Thermal derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN IEC 60747-17 (VDE 0884-17)

7.4. Regulatory information

The NSI1050-DDBR is approved by the organizations listed in table.

UL		VDE	CQC	TUV
UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A	DIN EN IEC 60747-17 (VDE 0884-17)	Certified according to GB4943.1	Certified According to EN IEC 62368-1
Single Protection, 3000V _{rms} Isolation voltage	Single Protection, 3000V _{rms} Isolation voltage	Basic Insulation 565V _{peak} , V _{IOSM} =7000 V _{peak}	Basic insulation	5000V _{rms} for 1min
E500602	E500602	40050121	CQC20001263786	R50574061

The NSI1050-DSWR is approved by the organizations listed in table.

UL		VDE	CQC	TUV
UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A	DIN EN IEC 60747-17 (VDE 0884-17)	Certified according to GB4943.1	Certified According to EN IEC 62368-1
Single Protection, 5000V _{rms} Isolation voltage	Single Protection, 5000V _{rms} Isolation voltage	Reinforced Insulation 2121V _{peak} , V _{IOSM} =10000 V _{peak}	Reinforced insulation	5000V _{rms} for 1min
E500602	E500602	40052820	CQC20001264939	R50574061

8. Function Description

The NSI1050 is a isolated CAN transceiver which fully compatible with the ISO11898-2 standard. The NSI1050 integrated two channel digital isolators and a high reliability CAN transceiver. The digital isolator is silicon oxide isolation based on Novosense capacity isolation technology. The high integrated solution can help to simplify system design and improve reliability. The NSI1050-DSWR device is safety certified by UL1577 support 5kV_{rms} insulation withstand voltages, while the NSI1050-DDBR device is safety certified by UL1577 support 3kV_{rms} insulation withstand voltages. The NSI1050 is providing high electromagnetic immunity and low emissions. The data rate of the NSI1050 is up to 1Mbps. The NSI1050 provides thermal protection and transmit data dominant time out function.

8.1. Device Functional Modes

Table 8.1. Driver Function Table

TXD	CANH	CANL	BUS STATE
L	H	L	Dominant
H	Z	Z	Recessive
Open	Z	Z	Recessive

¹ H= high level; L=low level; Z= common mode(recessive) bias to V_{cc}/2

Table 8.2. Receiver Function Table

V_{ID}=CANH-CANL	RXD	BUS STATE
V _{ID} ≥ 0.9V	L	Dominant
0.5 < V _{ID} < 0.9V	X	Uncertain
V _{ID} ≤ 0.5V	H	Recessive
Open	H	Recessive

¹ H= high level; L=low level; X= uncertain

8.2. TXD dominant time-out function

A 'TXD dominant time-out' timer circuit prevents the bus lines from being driven to a permanent dominant state (blocking all network communication) if pin TXD is forced permanently LOW by a hardware and/or software application failure. The timer is triggered by a negative edge on pin TXD.

If the duration of the LOW level on pin TXD exceeds the internal timer value (t_{TXD_DTO}), the transmitter is disabled, driving the bus lines into a recessive state. The timer is reset by a positive edge on pin TXD.

8.3. Current Protection

A current-limiting circuit protects the transmitter output stage from damage caused by accidental short-circuit to either positive or negative supply voltage, although power dissipation increases during this fault condition.

8.4. Over Temperature Protection

The output drivers are protected against over-temperature conditions. If the virtual junction temperature exceeds the shutdown junction temperature TTS, the output drivers will be disabled until the virtual junction temperature becomes lower than TTS and TXD becomes recessive again.

By including the TXD condition, the occurrence of output driver oscillation due to temperature drifts is avoided.

9. Application Note

9.1. Typical Application

The NSI1050 requires a $0.1 \mu\text{F}$ bypass capacitors between VDD₁ and GND₁, VDD₂ and GND₂. The capacitor should be placed as close as possible to the package. The figure 5.1 is the basic schematic of NSI1050.




Figure 9.1 Basic schematic of NSI1050

9.2. PCB Layout

The recommended PCB layout shown below.




Figure 9.2 Recommended PCB Layout — Top Layer



Figure 9.3 Recommended PCB Layout — Bottom Layer

10. Package Information




Figure 10.1 SOW16 Package Shape and Dimension in millimeters






Figure 10.2 SOW16 Package Board Layout Example




	SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX
TOTAL THICKNESS	A	.141	---	.165	3.58	---	4.19
STAND OFF	A1	.015	---	.023	0.38	---	0.58
MOLD THICKNESS	A2	.126	---	.142	3.20	---	3.61
LEAD WIDTH	b	.014	---	.022	0.36	---	0.56
	b1	---	0.039 REF	---	---	0.99 REF	---
	b2	---	0.06 REF	---	---	1.524 REF	---
L/F THICKNESS	c	.008	---	.014	0.20	---	0.36
BODY SIZE	D	.365	---	.369	9.27	---	9.37
	E1	.244	---	.260	6.20	---	6.60
	E2	.398	---	.421	10.11	---	10.69
LEAD PITCH	e	100 BSC			2.54 BSC		
LEAD LENGTH	L	.0453	---	.0571	1.15	---	1.45
	θ	0°	---	8°	0°	---	8°
LEAD OFFSET	aaa	.010			0.254		

Figure 10.3 DUB8 Package Shape and Dimension in millimeters



LAND PATTERN EXAMPLE(mm)



SOLDER MASK DETAILS

Figure 10.4 DUB8 Package Board Layout Example



11. Order information

Part Number	Isolation Rating (kV)	Max Data Rate (Mbps)	Temperature	MS L	Package Type	Package Drawing	SPQ
NSI1050-DDBR	3	1	-40 to 125°C	3	DUB8	DUB8	800
NSI1050-DSWR	5	1	-40 to 125°C	2	SOP16(300mil)	SOW16	1000
NOTE: All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.							

12. Documentation Support

Part Number	Product Folder	Datasheet	Technical Documents	Isolator selection guide
NSI1050	Click here	Click here	Click here	Click here

13. Tape and Reel Information



PRODUCT SPECIFICATION						
TAPE WIDTH	Ø A ±2.0	Ø N ±2.0	W1	W2 (Max)	W3	E (MIN)
08MM	330	178	8.4 ^{+1.5} _{-0.0}	14.4	SHALL ACCOMMODATE TAPE WIDTH WITHOUT INTERFERENCE	5.5
12MM	330	178	12.4 ^{+2.0} _{-0.0}	18.4		5.5
16MM	330	178	16.4 ^{+2.0} _{-0.0}	22.4		5.5
24MM	330	178	24.4 ^{+2.0} _{-0.0}	30.4		5.5
32MM	330	178	32.4 ^{+2.0} _{-0.0}	38.4		5.5

SURFACE RESISTIVITY			
LEGEND	SR RANGE	TYPE	COLOUR
A	BELLOW 10^{12}	ANTISTATIC	ALL TYPES
B	10^6 TO 10^{11}	STATIC DISSIPATIVE	BLACK ONLY
C	10^5 & BELOW 10^5	CONDUCTIVE(GENERIC)	BLACK ONLY
E	10^9 TO 10^{11}	ANTISTATIC(COATED)	ALL TYPES





Figure 13.1 Tape and Reel Information of SOW16




Figure 13.2 Tape and Reel Information of DUB8

14. Revision History

Revision	Description	Date
1.0	Initial version	2020/8/7
1.1	Changed tape and reel information	2020/12/20
1.2	Added DUB8 tape and reel information	2021/3/1
1.3	Update Regulatory information	2021/4/13
1.4	Added reel direction of feed, corrected driver and receiver delay and UL Isolation voltage	2022/6/7
1.5	Update DUB8 Package Board Layout Example	2022/8/26
1.6	Update Safety certification info throughout the document. Update comment in Specifications. Change "NSi" to "NSI". Update NSI1050-DSWR Pin Configuration and Description.	2024/11/21

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party's intellectual property rights.

You are solely responsible for your use of Novosense' products and applications, and for the safety thereof. You shall comply with all laws, regulations and requirements related to Novosense's products and applications, although information or support related to any application may still be provided by Novosense.

The resources are intended only for skilled developers designing with Novosense' products. Novosense reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided. Novosense authorizes you to use these resources exclusively for the development of relevant applications designed to integrate Novosense's products. Using these resources for any other purpose, or any unauthorized reproduction or display of these resources is strictly prohibited. Novosense shall not be liable for any claims, damages, costs, losses or liabilities arising out of the use of these resources.

For further information on applications, products and technologies, please contact Novosense (www.novosns.com).

Suzhou Novosense Microelectronics Co., Ltd